
INTEGRATED CIRCUITS



Product specification IC20 Data Handbook 1996 Aug 06



Philips Semiconductors

80C552/83C552

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

DESCRIPTION

The 80C552/83C552 (hereafter generically referred to as 8XC552) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC552 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C552—8k bytes mask programmable ROM
- 80C552—ROMless version of the 83C552
- 87C552—8k bytes EPROM (described in a separate chapter)

The 8XC552 contains a non-volatile $8k \times 8$ read-only program memory (83C552), a volatile 256 × 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC552 can be expanded using standard TTL compatible memories and logic.


In addition, the 8XC552 has two software selectable modes of power reduction—idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16MHz (24MHz) crystal, 58% of the instructions are executed in 0.75 μ s (0.5 μ s) and 40% in 1.5 μ s (1 μ s). Multiply and divide instructions require 3 μ s (2 μ s).




FEATURES

- 80C51 central processing unit
- 8k × 8 ROM expandable externally to 64k bytes
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Two standard 16-bit timer/counters
- 256 × 8 RAM, expandable externally to 64k bytes
- Capable of producing eight synchronized, timed outputs
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three speed ranges:
 - 1.2 to 16MHz
 - 1.2 to 24MHz (ROM, ROMless only)
 - 1.2 to 30MHz (ROM, ROMless only)
- Three operating ambient temperature ranges:
 - PCB83C552-5: 0°C to +70°C
 - PCF83C552–5: –40°C to +85°C (XTAL frequency max. 24 MHz)
 - PCA83C552–5: –40°C to +125°C (XTAL frequency max. 16 MHz)



*DO NOT CONNECT



80C552/83C552

PLASTIC QUAD FLAT PACK **PIN FUNCTIONS**

Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 <th></th> <th></th> <th></th> <th></th>				
Porp Porp Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD<				
PQFP 24 25 40 Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.3/INT1 <td< td=""><td></td><td> ·</td><td></td><td>4</td></td<>		·		4
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60			0	4
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60		POI	ъ	
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 <td></td> <td>1 64</td> <td>· </td> <td></td>		1 64	·	
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 <td></td> <td></td> <td></td> <td></td>				
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 <td></td> <td>24</td> <td></td> <td>1</td>		24		1
Pin Function Pin Function 1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 <td></td> <td>24</td> <td>4</td> <td></td>		24	4	
1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ <t< td=""><td></td><td>25</td><td>40</td><td></td></t<>		25	40	
1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ <t< td=""><td></td><td></td><td></td><td></td></t<>				
1 P4.1/CMSR1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ <t< td=""><td>Pin</td><td>Function</td><td>Pin</td><td>Function</td></t<>	Pin	Function	Pin	Function
2 P4.2/CMSR2 42 P2.4/A12 3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 61 AV _{SS} 22 NC* 62 NC*<				
3 NC* 43 NC* 4 P4.3/CMSR3 44 NC* 5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT0I 50 EA 11 P1.1/CT1I 51 P0.6/AD6 13 P1.3/CT3I 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 P0.0/AD0 19 P3.1/TXD 59 AVref- 20 P3.2/INT0 60 AVss 22 NC* 62 NC* 23 P3.3/ITTD 63 AVDD<				
5 P4.4/CMSR4 45 P2.5/A13 6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64				
6 P4.5/CMSR5 46 P2.6/A14 7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5	4	P4.3/CMSR3	44	NC*
7 P4.6/CMT0 47 P2.7/A15 8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.6/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.6/WR 66 P5.5	5	P4.4/CMSR4	45	P2.5/A13
8 P4.7/CMT1 48 PSEN 9 RST 49 ALE 10 P1.0/CT01 50 EA 11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC4 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67	6	P4.5/CMSR5	46	P2.6/A14
9 RST 49 ALE 10 P1.0/CT0I 50 EA 11 P1.1/CT1I 51 P0.7/AD7 12 P1.2/CT2I 52 P0.6/AD6 13 P1.3/CT3I 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68	7	P4.6/CMT0	47	P2.7/A15
10 P1.0/CT0I 50 EA 11 P1.1/CT1I 51 P0.7/AD7 12 P1.2/CT2I 52 P0.6/AD6 13 P1.3/CT3I 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC3 29 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70	8	P4.7/CMT1	48	PSEN
11 P1.1/CT11 51 P0.7/AD7 12 P1.2/CT21 52 P0.6/AD6 13 P1.3/CT31 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC3 29 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70	9	RST	49	ALE
12 P1.2/CT2I 52 P0.6/AD6 13 P1.3/CT3I 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AV _{SS} 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70	10	P1.0/CT0I	50	EA
13 P1.3/CT3I 53 P0.5/AD5 14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 <	11	P1.1/CT1I	51	P0.7/AD7
14 P1.4/T2 54 P0.4/AD4 15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RXD 58 P0.0/AD0 19 P3.1/TXD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 VpD 33 IC 73 IC 34 Vss 75 PWM0 35 <	12	P1.2/CT2I	52	P0.6/AD6
15 P1.5/RT2 55 P0.3/AD3 16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INT0 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC3 27 P3.7/RD 67 P5.4/ADC4 28 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC	13		53	P0.5/AD5
16 P1.6/SCL 56 P0.2/AD2 17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC <td>14</td> <td>P1.4/T2</td> <td>54</td> <td>P0.4/AD4</td>	14	P1.4/T2	54	P0.4/AD4
17 P1.7/SDA 57 P0.1/AD1 18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 <	15		55	
18 P3.0/RxD 58 P0.0/AD0 19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW <t< td=""><td></td><td></td><td></td><td></td></t<>				
19 P3.1/TxD 59 AVref- 20 P3.2/INTO 60 AVref+ 21 NC* 61 AVss 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 VpD 33 IC 73 IC 34 Vss 74 STADC 35 Vss 75 PWM0 36 Vss 76 PWM1 37 NC* 77 EW 38				
20 P3.2/INTO 60 AVref+ 21 NC* 61 AV _{SS} 22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39<				
21 NC* 61 AV _{SS} 22 NC* 62 NC* 23 P3.3/INT1 63 AV _{DD} 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
22 NC* 62 NC* 23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 76 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
23 P3.3/INT1 63 AVDD 24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM11 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
24 P3.4/T0 64 P5.7/ADC7 25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM11 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
25 P3.5/T1 65 P5.6/ADC6 26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
26 P3.6/WR 66 P5.5/ADC5 27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
27 P3.7/RD 67 P5.4/ADC4 28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
28 NC* 68 P5.3/ADC3 29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM11 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
29 NC* 69 P5.2/ADC2 30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
30 NC* 70 P5.1/ADC1 31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM11 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
31 XTAL2 71 P5.0/ADC0 32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
32 XTAL1 72 V _{DD} 33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
33 IC 73 IC 34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
34 V _{SS} 74 STADC 35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0				
35 V _{SS} 75 PWM0 36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
36 V _{SS} 76 PWM1 37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
37 NC* 77 EW 38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
38 P2.0/A08 78 NC* 39 P2.1/A09 79 NC* 40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
40 P2.2/A10 80 P4.0/CMSR0 * DO NOT CONNECT				
* DO NOT CONNECT	39	P2.1/A09	79	NC*
	40	P2.2/A10	80	P4.0/CMSR0
ic = internally connected (do not use)			do not un -	\ \
		emaily connected (uo not use	1

LOGIC SYMBOL VSS VDD XTAL1 XTAL2 EA LOW ORDER ADDRESS AND DATA BUS PORT 0 ALE PSEN • ► . AVSS AVDD AVref+ STADC PWM0 PWM1 • - CT0I - CT1I - CT2I - CT3I - T2 - RT2 - RT2 - SCL 4 • 4 $\uparrow \downarrow \downarrow \downarrow \downarrow$ PORT 1 • ADC0-7 • ► SDA PORT 5 -> HIGH ORDER ADDRESS AND DATA BUS POR⁻ ≁ -► -> CMSR0-5 ≻ ≥ → RxD/DATA PORT 4 4 ÷ -> TxD/CLOCC INT0 INT1 T0 T1 WR NT5 PORT 3 -> 4 • СМТО 🗲 ____ > CMT1 < ≯ RST ≯ EW ► RD

80C552/83C552

ORDERING INFORMATION

PART ORD	LIPS ER NUMBER IARKING	NORTH AMER PART ORDE	RICA PHILIPS ER NUMBER	DRAWING	TEMPERATURE °C	FREQ
ROMIess	ROM	ROMIess	ROM	NUMBER	AND PACKAGE	MHz
PCB80C552-5-16WP	PCB83C552-5WP/xxx	S80C552-4A68	S83C552-4A68	SOT188-3	0 to +70, Plastic Leaded Chip Carrier	16
PCB80C552-5-16H	PCB83C552-5H/xxx	S80C552-4B	S83C552-4B	SOT318-2	0 to +70, Plastic Quad Flat Pack	16
PCF80C552-5-16WP	PCF83C552-5WP/xxx	S80C552-5A68	S83C552-5A68	SOT188-3	-40 to +85, Plastic Leaded Chip Carrier	16
PCF80C552-5-16H	PCF83C552-5H/xxx	S80C552-5B	S83C552-5B	SOT318-2	–40 to +85, Plastic Quad Flat Pack	16
PCA80C552-5-16WP	PCA83C552-5WP/xxx	S80C552-6A68	S83C552-6A68	SOT188-3	–40 to +125, Plastic Leaded Chip Carrier	16
PCA80C552-5-16H	PCA83C552-5H/xxx	S80C552-6B	S83C552-6B	SOT318-2	–40 to +125, Plastic Quad Flat Pack	16
PCB80C552-5-24WP	PCB83C552-5WP/xxx	S80C552-AA68	S83C552-AA68	SOT188-3	0 to +70, Plastic Leaded Chip Carrier	24
PCB80C552-5-24H	PCB83C552-5H/xxx	S80C552-AB	S83C552-AB	SOT318-2	0 to +70, Plastic Quad Flat Pack	24
PCF80C552-5-24WP	PCF83C552-5WP/xxx	S80C552-BA68	S83C552-BA68	SOT188-3	-40 to +85, Plastic Leaded Chip Carrier	24
PCF80C552-5-24H	PCF83C552-5H/xxx	S80C552-BB	S83C552-BB	SOT318-2	–40 to +85, Plastic Quad Flat Pack	24
PCB80C552-5-30WP	PCB83C552-5WP/xxx	S80C552-CA68	S83C552-CA68	SOT188-3	0 to +70, Plastic Leaded Chip Carrier	30
PCB80C552-5-30H	PCB83C552-5H/xxx	S80C552-CB	S83C552-CB	SOT318-2	0 to +70, Plastic Quad Flat Pack	30


NOTE:

1. xxx denotes the ROM code number.

	DRAWING	TEMPERATURE °C	FREQ
EPROM	NUMBER	AND PACKAGE	MHz
S87C552-4A68	SOT188-3	0 to +70, Plastic Leaded Chip Carrier	16
S87C552-4K68	1473A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C552-4BA	SOT318-2	0 to +70, Plastic Quad Flat Pack	16
S87C552-5A68	SOT188-3	-40 to +85, Plastic Leaded Chip Carrier	16
S87C552-5K68	1473A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C552-5BA	SOT318-2	–40 to +85, Plastic Quad Flat Pack	16

80C552/83C552

BLOCK DIAGRAM



80C552/83C552

PIN DESCRIPTION

	PIN	NO.		
MNEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{DD}	2	72	I	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	74	I	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software). This pin must not float.
PWM0	4	75	0	Pulse Width Modulation: Output 0.
PWM1	5	76	0	Pulse Width Modulation: Output 1.
EW	6	77	I	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode. This pin must not float.
P0.0-P0.7	57-50	58-51	I/O	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	16-23 16-21 22-23 16-19	10-17 10-15 16-17 10-13	I/O I/O I/O I	Port 1: 8-bit I/O port. Alternate functions include: (P1.0-P1.5): Quasi-bidirectional port pins. (P1.6, P1.7): Open drain port pins. CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2.
	20 21 22 23	14 15 16 17	I I I/O I/O	 T2 (P1.4): T2 event input. RT2 (P1.5): T2 timer reset signal. Rising edge triggered. SCL (P1.6): Serial port clock line l²C-bus. SDA (P1.7): Serial port data line l²C-bus. Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.
P2.0-P2.7	39-46	38-42, 45-47	I/O	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15).
P3.0-P3.7	24-31	18-20, 23-27	I/O	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	24 25 26 27 28 29 30 31	18 19 20 23 24 25 26 27		RxD(P3.0): Serial input port.TxD (P3.1): Serial output port.INT0 (P3.2): External interrupt.INT1 (P3.3): External interrupt.T0 (P3.4): Timer 0 external input.T1 (P3.5): Timer 1 external input.WR (P3.6): External data memory write strobe.RD (P3.7): External data memory read strobe.
P4.0-P4.7	7-14	80, 1-2 4-8	I/O	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	7-12	4-8 80, 1-2 4-6	ο	CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.
	13, 14	7, 8	0	CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62, 1	71-64,	I	Port 5: 8-bit input port. ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	9	I/O	Reset: Input to reset the 8XC552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	32	I	Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	31	ο	Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.

80C552/83C552

PIN DESCRIPTION (Continued)

	PIN	NO.			
MNEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION	
V _{SS}	36, 37	34-36	I	Two Digital ground pins.	
PSEN	47	48	0	Program Store Enable: Active-low read strobe to external program memory.	
ALE	48	49	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up.	
EA	49	50	I	External Access: When \overline{EA} is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When \overline{EA} is held at TTL low level, the CPU executes out of external program memory. \overline{EA} is not allowed to float.	
AV _{REF-}	58	59	I	Analog to Digital Conversion Reference Resistor: Low-end.	
AV _{REF+}	59	60	I	Analog to Digital Conversion Reference Resistor: High-end.	
AV _{SS}	60	61	I	Analog Ground	
AV _{DD}	61	63	I	Analog Power Supply	

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} + 0.5V or V_{SS} – 0.5V, respectively.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 3.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while some of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Data	Data	Data	Data	Data	1
Idle	External	1	1	Float	Data	Address	Data	Data	1
Power-down	Internal	0	0	Data	Data	Data	Data	Data	1
Power-down	External	0	0	Float	Data	Data	Data	Data	1

80C552/83C552

Serial Control Register (S1CON) – See Table 2

S1CON (D8H)	CR2	ENS1	STA	ѕто	SI	AA	CR1	CR0	
-------------	-----	------	-----	-----	----	----	-----	-----	--

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

				BIT FRE				
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz ²	30MHz ²	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	94	117 1	256
0	0	1	27	54	71	107 ¹	134 ¹	224
0	1	0	31	63	83.3	125 ¹	156 ¹	192
0	1	1	37	75	100	150 ¹	188 ¹	160
1	0	0	6.25	12.5	17	25	31	960
1	0	1	50	100	133 ¹	200 ¹	250 ¹	120
1	1	0	100	200	267 ¹	400 ¹	500 ¹	60
1	1	1	0.24 < 62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	1.22 < 52.1	$96 \times (256 - (reload value Timer 1))$
			0 < 255	0 < 254	0 < 253	0 <251	0 < 250	reload value Timer 1 in Mode 2.

NOTES:

1. These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

2. At $f_{OSC} = 24MHz/30MHz$ the maximum I²C bus rate of 100kHz cannot be realized due to the fixed divider rates.

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

	SUPPLY VO	DLTAGE (V)	FREQUENCY (MHz)		
ТҮРЕ	MIN	MAX	MIN	MAX	TEMPERATURE RANGE (°C)
PCB83(0)C552-5-16	4.0	6.0	1.2	16	0 to +70
PCF83(0)C552-5-16	4.0	6.0	1.2	16	-40 to +85
PCA83(0)C552-5-16	4.5	5.5	1.2	16	-40 to +125
PCB83(0)C552-5-24	4.5	5.5	1.2	24	0 to +70
PCF83(0)C552-5-24	4.5	5.5	1.2	24	-40 to +85
PCB83(0)C552-5-30	4.5	5.5	1.2	30	0 to +70

80C552/83C552

DC ELECTRICAL CHARACTERISTICS

 $\mathsf{V}_{\mathsf{SS}},\,\mathsf{AV}_{\mathsf{SS}}=\mathsf{0V}$

		TEST	LIM	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
I _{DD}	Supply current operating: PCB8XC552-5-16 PCF8XC552-5-16 PCA8XC552-5-16 PCB8XC552-5-24 PCF8XC552-5-24 PCB8XC552-5-24	See notes 1 and 2 $f_{OSC} = 16MHz$ $f_{OSC} = 16MHz$ $f_{OSC} = 16MHz$ $f_{OSC} = 24MHz$ $f_{OSC} = 24MHz$ $f_{OSC} = 30MHz$		45 45 40 55 55 68	mA mA mA mA mA
I _{ID}	Idle mode: PCB8XC552-5-16 PCF8XC552-5-16 PCA8XC552-5-16 PCB8XC552-5-24 PCF8XC552-5-24 PCB8XC552-5-24	See notes 1 and 3 $f_{OSC} = 16MHz$ $f_{OSC} = 16MHz$ $f_{OSC} = 16MHz$ $f_{OSC} = 24MHz$ $f_{OSC} = 24MHz$ $f_{OSC} = 24MHz$ $f_{OSC} = 30MHz$		10 10 9 12.5 12.5 12.5 15	mA mA mA mA mA
I _{PD}	Power-down current: PCB8XC552 PCF8XC552 PCA8XC552	See notes 1 and 4; 2V < V _{PD} < V _{DD} max		50 50 150	μΑ μΑ μΑ
Inputs		•			
V _{IL}	Input low voltage, except EA, P1.6, P1.7		-0.5	0.2V _{DD} -0.1	V
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{DD} -0.3	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁵		-0.5	0.3V _{DD}	V
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA		0.2V _{DD} +0.9	V _{DD} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁵		0.7V _{DD}	6.0	V
IIL	Logical 0 input current, ports 1, 2, 3, 4, except P1.6, P1.7	V _{IN} = 0.45V		-50	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4, except P1.6, P1.7	See note 6		-650	μΑ
±I _{IL1}	Input leakage current, port 0, EA, STADC, EW	$0.45V < V_{I} < V_{DD}$		10	μΑ
±I _{IL2}	Input leakage current, P1.6/SCL, P1.7/SDA	0V < V _I < 6V 0V < V _{DD} < 5.5V		10	μΑ
±I _{IL3}	Input leakage current, port 5	$0.45V < V_{I} < V_{DD}$		1	μΑ
Outputs			_		
V _{OL}	Output low voltage, ports 1, 2, 3, 4, except P1.6, P1.7	$I_{OL} = 1.6 m A^7$		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	$I_{OL} = 3.2 \text{mA}^7$		0.45	V
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA	$I_{OL} = 3.0 \text{mA}^7$		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	V _{DD} = 5V +10% -I _{OH} = 60μA -I _{OH} = 25μA -I _{OH} = 10μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V

80C552/83C552

DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIN	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Outputs (Continued)	•	•	•	•
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN, PWM0, PWM1) ⁸	V _{DD} = 5V +10% -I _{OH} = 400μA -I _{OH} = 150μA -I _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
V _{OH2}	Output high voltage (RST)	-I _{OH} = 400μA -I _{OH} = 120μA	2.4 0.8V _{DD}		V V
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF
Analog In	puts				
AV _{DD}	Analog supply voltage: PCB8XC552-5-16 PCF8XC552-5-16 PCA8XC552-5-16 PCB8XC552-5-24 PCF8XC552-5-24 PCB8XC552-5-24	$AV_{DD} = V_{DD}\pm 0.2V$	4.0 4.0 4.5 4.5 4.5 4.5	6.0 6.0 5.5 5.5 5.5 5.5	V V V V V
AI _{DD}	Analog supply current: operating: (16MHz) Analog supply current: operating: (24MHz, 30MHz)	Port 5 = 0 to AV _{DD} Port 5 = 0 to AV _{DD}		1.2 1.0	mA mA
AI _{ID}	Idle mode: PCB8XC552-5-16 PCF8XC552-5-16 PCA8XC552-5-16 PCB8XC552-5-24 PCF8XC552-5-24 PCB8XC552-5-24			50 50 100 50 50 50	μΑ μΑ μΑ μΑ μΑ
AI _{PD}	Power-down mode: PCB8XC552 PCF8XC552 PCA8XC552	2V < AV _{PD} < AV _{DD} max		50 50 100	μΑ μΑ μΑ
AV _{IN}	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	V
AV _{REF}	Reference voltage: AV _{REF-} AV _{REF+}		AV _{SS} -0.2	AV _{DD} +0.2	V V
R _{REF}	Resistance between AV _{REF+} and AV _{REF-}		10	50	kΩ
C _{IA}	Analog input capacitance			15	pF
t _{ADS}	Sampling time			8t _{CY}	μs
t _{ADC}	Conversion time (including sampling time)			50t _{CY}	μs
DLe	Differential non-linearity ^{10, 11, 12}			±1	LSB
ILe	Integral non-linearity ^{10, 13}			±2	LSB
OS _e	Offset error ^{10, 14}			±2	LSB

80C552/83C552

DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIM		
SYMBOL	PARAMETER	CONDITIONS	MIN	UNIT	
Analog In	outs (continued)				
G _e	Gain error ^{10, 15}			±0.4	%
A _e	Absolute voltage error ^{10, 16}			±3	LSB
M _{CTC}	Channel to channel matching			±1	LSB
Ct	Crosstalk between inputs of port 5 ¹⁷	0–100kHz		-60	dB

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

1. See Figures 10 through 15 for I_{DD} test conditions.

 The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = \overline{EW} = V_{DD}$; STADC = V_{SS} .

The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10ns$; $V_{IL} = V_{SS} + 0.5V$; 3.

 $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; Port 0 = $\overline{EW} = V_{DD}$; $\overline{EA} = RST = STADC = V_{SS}$. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port $0 = \overline{EW} = V_{DD}$;

 $\overline{EA} = RST = STADC = XTAL1 = V_{SS}$. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.

Pins of ports 1 (except P1.6, P1.7), 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

7. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no

single output sinks more than 5mA and no more than two outputs exceed the test conditions. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9 V_{DD} specification when the 8. address bits are stabilizing.

9. The following condition must not be exceeded: V_{DD} - 0.2V < AV_{DD} < V_{DD} + 0.2V.
10. Conditions: AV_{REF} = 0V; AV_{DD} = 5.0V, AV_{REF} (80C552, 83C552) = 5.12V. ADC is monotonic with no missing codes. Measurement by continuous conversion of AV_{IN} = -20mV to 5.12V in steps of 0.5mV.
11. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width. (See Figure 1.)

12. The ADC is monotonic; there are no missing codes.


13. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)

14. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)

15. The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)

16. The absolute voltage error (Ae) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.

17. This should be considered when both analog and digital signals are simultaneously input to port 5.



80C552/83C552

AC ELECTRICAL CHARACTERISTICS^{1, 2}

16 MHz version

			16MHz	CLOCK	VARIABL			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
I/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz	
LHLL	2	ALE pulse width	85		2t _{CLCL} -40		ns	
AVLL	2	Address valid to ALE low	8		t _{CLCL} -55		ns	
LLAX	2	Address hold after ALE low	28		t _{CLCL} -35		ns	
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns	
LLPL	2	ALE low to PSEN low	23		t _{CLCL} -40		ns	
^t PLPH	2	PSEN pulse width	143		3t _{CLCL} -45		ns	
^t PLIV	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns	
^t PXIX	2	Input instruction hold after PSEN	0		0		ns	
^t PXIZ	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns	
AVIV	2	Address to valid instruction in		208		5t _{CLCL} -105	ns	
t _{PLAZ}	2	PSEN low to address float		10		10	ns	
Data Memo	ry	•		•	•	•		
t _{RLRH}	3	RD pulse width	275		6t _{CLCL} -100		ns	
t _{WLWH}	4	WR pulse width	275		6t _{CLCL} -100		ns	
t _{RLDV}	3	RD low to valid data in		148		5t _{CLCL} -165	ns	
RHDX	3	Data hold after RD	0		0		ns	
RHDZ	3	Data float after RD		55		2t _{CLCL} -70	ns	
LLDV	3	ALE low to valid data in		350		8t _{CLCL} -150	ns	
t _{AVDV}	3	Address to valid data in		398		9t _{CLCL} -165	ns	
tLLWL	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns	
t _{QVWX}	4	Data valid to WR transition	3		t _{CLCL} -60		ns	
t _{DW}	4	Data before WR	288		7t _{CLCL} -150		ns	
t _{WHQX}	4	Data hold after WR	13		t _{CLCL} -50		ns	
t _{RLAZ}	3	RD low to address float		0		0	ns	
twhlh	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns	
External Cl	ock	•		•	•	•		
tснсх	5	High time ⁴	20		20		ns	
t _{CLCX}	5	Low time ⁴	20		20		ns	
t _{CLCH}	5	Rise time ⁴		20		20	ns	
CHCL	5	Fall time ⁴		20		20	ns	
	ng – Shift R	Register Mode ⁴ (Test Conditions: T _{amb} = 0)°C to +70°C; V _{SS}	= 0V; Load Capa	icitance = 80pF)			
^t xlxl	6	Serial port clock cycle time	0.75		12t _{CLCL}		μs	
^I QVXH	6	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns	
	6	Output data hold after clock rising edge	8	1	2t _{CLCL} -117		ns	
t _{XHDX}	6	Input data hold after clock rising edge	0	1	0		ns	
XHDX	6	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns	
	· ·					ULUL SU		

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 t_{CLCL} = 1/f_{OSC} = one oscillator clock period. t_{CLCL} = 83.3ns at f_{OSC} = 12MHz. t_{CLCL} = 62.5ns at f_{OSC} = 16MHz.
 These values are characterized but not 100% production tested.

80C552/83C552

AC ELECTRICAL CHARACTERISTICS (Continued)^{1, 2}

24/30 MHz version

SYMBOL 1/t _{CLCL} t _{LHLL} t _{AVLL} t _{LLAX}	FIGURE 2 2	PARAMETER	MIN	MAX			MINI	MAY	
t _{LHLL} t _{AVLL}					MIN	MAX	MIN	MAX	UNIT
AVLL	2	Oscillator frequency					1.2	24	MHz
1	2	ALE pulse width	43		27		2t _{CLCL} -40		ns
LLAX	2	Address valid to ALE low	17		8		t _{CLCL} -25		ns
	2	Address hold after ALE low	17		8		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		102		68		4t _{CLCL} -65	ns
LLPL	2	ALE low to PSEN low	17		8		t _{CLCL} -25		ns
t _{PLPH}	2	PSEN pulse width	80		55		3t _{CLCL} -45		ns
PLIV	2	PSEN low to valid instruction in		65		40		3t _{CLCL} –60	ns
PXIX	2	Input instruction hold after PSEN	0		0		0		ns
^t PXIZ	2	Input instruction float after PSEN		17		8		t _{CLCL} -25	ns
AVIV	2	Address to valid instruction in		128		87		5t _{CLCL} -80	ns
^I PLAZ	2	PSEN low to address float		10		10		10	ns
Data Memo	ry	•		-		-			
t _{RLRH}	3	RD pulse width	150		100		6t _{CLCL} -100		ns
t _{WLWH}	4	WR pulse width	150		100		6t _{CLCL} -100		ns
RLDV	3	RD low to valid data in		118		77		5t _{CLCL} -90	ns
RHDX	3	Data hold after RD	0		0		0		ns
RHDZ	3	Data float after RD		55		39		2t _{CLCL} -28	ns
^t LLDV	3	ALE low to valid data in		183		117		8t _{CLCL} -150	ns
AVDV	3	Address to valid data in		210		135		9t _{CLCL} -165	ns
^t LLWL	3, 4	ALE low to RD or WR low	75	175	50	150	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{avwl}	3, 4	Address valid to WR low or RD low	92		58		4t _{CLCL} -75		ns
^t qvwx	4	Data valid to WR transition	12		3		t _{CLCL} -30		ns
^t DW	4	Data before WR	162		103		7t _{CLCL} -130		ns
^t WHQX	4	Data hold after WR	17		8		t _{CLCL} -25		ns
t _{RLAZ}	3	RD low to address float		0		0		0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	17	67	8	58	t _{CLCL} -25	t _{CLCL} +25	ns
External Cl	ock		•		•		<u> </u>		
tснсх	5	High time ³	17		15		17		ns
^t CLCX	5	Low time ³	17		15		17		ns
^t CLCH	5	Rise time ³		5		3		20	ns
CHCL	5	Fall time ³		5		3		20	ns
	ng – Shift R	egister Mode ³ (Test Conditions: T _{amb} = 0	0°C to +7	0°C; V _{SS}	= 0V; Loa	ad Capac	tance = 80pF)		
t _{XLXL}	6	Serial port clock cycle time	0.5		0.4		12t _{CLCL}		μs
t _{QVXH}	6	Output data setup to clock rising edge	283		200		10t _{CLCL} -133		ns
txhqx	6	Output data hold after clock rising edge	23	i – – – – – – – – – – – – – – – – – – –	6.6		2t _{CLCL} -60		ns
	6	Input data hold after clock rising edge	0		0		0		ns
	6	Clock rising edge to input data valid	-	283	-	200		10t _{CLCL} -133	ns

 NOTES:
 1. Parameters are valid over operating temperature range unless otherwise specified.

 2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

 3. These values are characterized but not 100% production tested.

 4. t_{CLCL} = 1/f_{OSC} = one oscillator clock period. t_{CLCL} = 41.7ns at f_{OSC} = 24MHz.

80C552/83C552

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	INPUT	OUTPUT						
I ² C Interfa	² C Interface (Refer to Figure 9)								
t _{HD;STA}	START condition hold time	\geq 14 t _{CLCL}	> 4.0µs ¹						
t _{LOW}	SCL low time	≥ 16 t _{CLCL}	> 4.7µs ¹						
t _{HIGH}	SCL high time	\geq 14 t _{CLCL}	> 4.0µs ¹						
t _{RC}	SCL rise time	≤ 1μs	_ 2						
t _{FC}	SCL fall time	≤ 0.3µs	< 0.3µs ³						
t _{SU;DAT1}	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}						
t _{SU;DAT2}	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs ¹						
t _{SU;DAT3}	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}						
t _{HD;DAT}	Data hold time	≥ 0ns	> 8 t _{CLCL} - t _{FC}						
t _{SU;STA}	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7µs ¹						
t _{SU;STO}	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹						
t _{BUF}	Bus free time	\geq 14 t _{CLCL}	> 4.7µs ¹						
t _{RD}	SDA rise time	≤ 1μs	_ 2						
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³						

NOTES:


1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s. 2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μ s. 3. Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.

4. $t_{CLCL} = 1/f_{OSC}$ = one oscillator clock period at pin XTAL1. For 62ns, 42ns, 33.3ns < t_{CLCL} < 285ns (16MHz, 24MHz, 30MHz > f_{OSC} > 1.2MHz) the SI01 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

1996 Aug 06

Single-chip 8-bit microcontroller

EXPLANATION OF THE AC SYMBOLS



 $P - \overline{PSEN}$






Figure 2. External Program Memory Read Cycle





^tHD;STA

^tLOW

tHIGH

tSU;DAT1

80C552/83C552






Figure 9. Timing SIO1 (I²C) Interface


tHD;DAT

^tSU;DAT2





80C552/83C552




NOTES:

1. Active Mode:


- a. The following pins must be forced to $V_{\text{DD}}:\ \overline{\text{EA}},$ RST, Port 0, and $\overline{\text{EW}}.$
- b. The following pins must be forced to V_{SS} : STADC, AV_{ss} , and AV_{ref-} .
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.
- 2. Idle Mode:
 - a. The following pins must be forced to $V_{\mbox{\scriptsize DD}}\!\!\!\!\!$ Port 0 and $\overline{\mbox{\scriptsize EW}}\!\!\!\!$
 - b. The following pins must be forced to V_SS: RST, STADC, AV_ss,, AV_ref-, and $\overline{\text{EA}}.$
 - c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
 - d. The following pins must be disconnected: XTAL2 and all pins not specified above.
- 3. Power Down Mode:
 - a. The following pins must be forced to V_{DD} : Port 0 and $\overline{\text{EW}}.$
 - b. The following pins must be forced to V_{SS}: RST, STADC, XTAL1, AV_{ss},, AV_{ref-}, and EA.
 - c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
 - d. The following pins must be disconnected: XTAL2 and all pins not specified above.



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.



80C552/83C552



PLCC68: plastic leaded chip carrier; 68 leads; pedestal

DIMENSIONS	(mill	imetre	dimer	nsions	are de	erived	from	the orig	ginal ir	nch dir	nensio	>ns)


UNIT	А	A ₁ min.	Α3	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	e	е _D	еE	HD	HE	k	øj	Lp	v	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33			24.33 24.13		23.62 22.61				1.22 1.07	15.34 15.19	1.44 1.02	0.18	0.18	0.10	2.06	2.06	45 ⁰
inches	0.180 0.165	0.005	0.01					0.958 0.950		0.930 0.890								0.007	0.004	0.081	0.081	40

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT188-3	112E10	MO-047AE			-92-11-17 95-02-25





Philips Semiconductors

Single-chip 8-bit microcontroller

24

Product specification

80C552/83C552

NOTES

80C552/83C552

DEFINITIONS								
Data Sheet Identification	Product Status	Definition						
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

Let's make things better.



